Created
August 27, 2025 11:03
-
-
Save cyring/75eba6678a754a62c508bfa0fbd788b5 to your computer and use it in GitHub Desktop.
FPGA
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Tang Nano 20K |
Author
Author
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment

Gowin Analyzer Oscilloscope
TangNano-20K-example
FPGA Designer
TangNano-20K-example/led/blink_led/blink_led.gprjAnalyzer Oscilloscope
File > New > GAO Config File[o] For RTL Design[o] Standardblink_ledTangNano-20K-example/led/blink_led/src[Next >]will addsrc/blink_led.raoto the current projectSignals
blink_led.raoTrigger
Trigger OptionstabTrigger Port 0(+)to add a signal[Search]button to popup theNetswindowcount_1s[23:0]and add it to the right panel with button[>][OK]count_1s[23:0]assigned to thePort 0Match Units, double click theM0Match Unit 0where you selectTrigger Port 0from the drop-down boxcount_1s[23:0]selected, enter the decimal value13500000blink_led.vwhere( count_1s < 27000000/2 )[OK][x] M0should be ticked[Add]M0[OK]M0should be listedCapture
Capture OptionstabNetspopup window click[Search]to populate the left panel with signalsclkand add it to the right panel with[>] buttonCapture Signalspanel add two signals[Search]forcount_1s[23:0]andcount_1s_flag[>]to add both to theCapture SignalspanelBuild
File > "Save blink_led.rao"Place & RouteClean&Rerun AllOscilloscope
ftdi_siomodule present then unload it withsudo modprobe -r ftdi_sioTools > Gowin Analyzer Oscilloscopeexp0: M0trigger expressionM0match unit conditionProgram
fs[o] Enable ProgrammerGW2AR-18deviceTN20kblink_ledbitstream...