Skip to content

Instantly share code, notes, and snippets.

@jamesmunns

jamesmunns/alarm-clock.txt

Created June 15, 2019 18:59
Show Gist options

  • Select an option

    Learn more about clone URLs
  • Save jamesmunns/6234b44f7768341091ce6f561710ac94 to your computer and use it in GitHub Desktop.

Select an option

Learn more about clone URLs
Save jamesmunns/6234b44f7768341091ce6f561710ac94 to your computer and use it in GitHub Desktop.
Download ZIP
Raw
alarm-clock.txt
arm-none-eabi-nm -nC ./target/thumbv7em-none-eabihf/release/alarm-clock
00000004 R __RESET_VECTOR
00000008 R __EXCEPTIONS
00000008 R __reset_vector
00000040 R __eexceptions
00000040 R __INTERRUPTS
000000dc R _stext
000000dc t <&T as core::fmt::Debug>::fmt
00000154 t <&T as core::fmt::Debug>::fmt
0000028c t <&T as core::fmt::Debug>::fmt
000003a8 t <&T as core::fmt::Debug>::fmt
000004d0 t <&T as core::fmt::Debug>::fmt
00000548 t <&T as core::fmt::Display>::fmt
00000554 t <nrf52_hal_common::spim::Spim<T>>::spi_dma_copy
000005dc t <nrf52_hal_common::spim::Spim<T>>::spi_dma_copy
00000664 t <nrf52_hal_common::spim::Spim<T>>::spi_dma_no_copy
000006be t <nrf52_hal_common::spim::Spim<T>>::spi_dma_no_copy
00000718 t core::result::unwrap_failed
0000076e t core::result::unwrap_failed
000007ca t core::result::unwrap_failed
0000081e t core::result::unwrap_failed
00000872 t <nb::Error<E> as core::fmt::Debug>::fmt
00000884 t <dw1000::hl::Error<SPI> as core::fmt::Debug>::fmt
00000ac2 t <spark_ser7seg::Error<T> as core::fmt::Debug>::fmt
00000bb6 t <dw1000::ll::RegAccessor<'s, R, SPI, CS>>::read
00000c94 t <dw1000::ll::RegAccessor<'s, R, SPI, CS>>::read
00000d64 t <dw1000::ll::RegAccessor<'s, R, SPI, CS>>::read
00000e3e t cortex_m::interrupt::enable
00000e42 t cortex_m::interrupt::disable
00000e48 T RTC0
000018ee T TIMER1
00001a4a t alarm_clock::init_1
000035b2 t alarm_clock::idle_0
0000365e T main
000036a0 t uhr::uhr::Uhr::into_local_date_time
00003b4e t <&T as core::fmt::Debug>::fmt
00003bfe t <&T as core::fmt::Debug>::fmt
00003c84 t <uhr::wecker::Alarm as core::fmt::Debug>::fmt
00003d2a t <&T as core::fmt::Debug>::fmt
00003f54 t <&T as core::fmt::Debug>::fmt
0000401a t <&T as core::fmt::Debug>::fmt
00004156 t <&T as core::fmt::Debug>::fmt
00004322 t rust_begin_unwind
0000436c t <&T as core::fmt::Display>::fmt
0000444a t <&mut W as core::fmt::Write>::write_str
0000446c t <&mut W as core::fmt::Write>::write_char
00004512 t <&mut W as core::fmt::Write>::write_fmt
00004538 t core::ptr::real_drop_in_place
0000453a t <&T as core::fmt::Debug>::fmt
0000465c t <&T as core::fmt::Debug>::fmt
00004a4e T Reset
00004cb0 T ResetTrampoline
00004cb6 T DefaultHandler_
00004cb7 T BusFault
00004cb7 T CCM_AAR
00004cb7 T COMP_LPCOMP
00004cb7 T DebugMonitor
00004cb7 T DefaultHandler
00004cb7 T ECB
00004cb7 T FPU
00004cb7 T GPIOTE
00004cb7 T I2S
00004cb7 T MemoryManagement
00004cb7 T MWU
00004cb7 T NFCT
00004cb7 T NonMaskableInt
00004cb7 T PDM
00004cb7 T PendSV
00004cb7 T POWER_CLOCK
00004cb7 T PWM0
00004cb7 T PWM1
00004cb7 T PWM2
00004cb7 T QDEC
00004cb7 T RADIO
00004cb7 T RNG
00004cb7 T RTC1
00004cb7 T RTC2
00004cb7 T SAADC
00004cb7 T SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0
00004cb7 T SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1
00004cb7 T SPIM2_SPIS2_SPI2
00004cb7 T SVCall
00004cb7 T SWI0_EGU0
00004cb7 T SWI1_EGU1
00004cb7 T SWI2_EGU2
00004cb7 T SWI3_EGU3
00004cb7 T SWI4_EGU4
00004cb7 T SWI5_EGU5
00004cb7 T SysTick
00004cb7 T TEMP
00004cb7 T TIMER0
00004cb7 T TIMER2
00004cb7 T TIMER3
00004cb7 T TIMER4
00004cb7 T UARTE0_UART0
00004cb7 T UsageFault
00004cb7 T WDT
00004cb8 T DefaultPreInit
00004cb9 T __pre_init
00004cba t core::slice::slice_index_len_fail
00004cfe t core::panicking::panic_bounds_check
00004d3e t core::fmt::num::imp::<impl core::fmt::Display for u32>::fmt
00004e44 t core::panicking::panic_fmt
00004e74 t core::ptr::real_drop_in_place
00004e76 t <T as core::any::Any>::type_id
00004e88 t core::fmt::Formatter::pad_integral
000050e8 t core::fmt::Formatter::pad_integral::write_prefix
0000511a t core::panicking::panic
00005154 t core::slice::slice_index_order_fail
00005198 t core::fmt::Formatter::pad
000054ac t core::str::slice_error_fail
000057f6 t <&T as core::fmt::Display>::fmt
00005804 t <char as core::fmt::Debug>::fmt
00005a16 t <core::ops::range::Range<Idx> as core::fmt::Debug>::fmt
00005a52 t _ZN4core3fmt3num52_$LT$impl$u20$core..fmt..Debug$u20$for$u20$usize$GT$3fmt17h5d401cd14a20c5acE.385
00005ce4 t core::fmt::write
00005efa t core::fmt::ArgumentV1::show_usize
00006000 t core::unicode::printable::check
000060fe t core::unicode::bool_trie::BoolTrie::lookup
0000621e t <&T as core::fmt::Display>::fmt
00006244 t <&T as core::fmt::Display>::fmt
00006252 t core::slice::memchr::memchr
0000645a t core::str::traits::<impl core::slice::SliceIndex<str> for core::ops::range::Range<usize>>::index::{{closure}}
0000646c t <core::fmt::builders::PadAdapter<'_> as core::fmt::Write>::write_str
000065d2 t core::fmt::builders::DebugStruct::field
00006702 t core::ptr::real_drop_in_place
00006704 t core::fmt::Write::write_char
000067b2 t core::fmt::Write::write_fmt
000067d6 t core::ptr::real_drop_in_place
000067d8 t <&mut W as core::fmt::Write>::write_str
000067de t <&mut W as core::fmt::Write>::write_char
0000688e t <&mut W as core::fmt::Write>::write_fmt
000068b4 t core::fmt::builders::DebugTuple::field
000069ba t core::fmt::num::<impl core::fmt::LowerHex for i32>::fmt
00006a8c t core::fmt::num::<impl core::fmt::UpperHex for i32>::fmt
00006b5e t core::fmt::num::imp::<impl core::fmt::Display for i32>::fmt
00006c74 T __cpsid
00006c78 T __cpsie
00006c7c T __basepri_r
00006c82 T __basepri_w
00006c88 t memcmp
00006cfc t __aeabi_uldivmod
00006d12 t __aeabi_ldivmod
00006d28 t __aeabi_memcpy
00006d86 t __aeabi_memcpy4
00006e1c t __aeabi_memcpy8
00006e20 t __aeabi_memset
00006e6e t __aeabi_memset4
00006ef6 t __aeabi_memclr4
00006ef6 t __aeabi_memclr8
00006efc t __divmoddi4
00006f64 t __udivmoddi4
000072e6 T HardFaultTrampoline
000072fa T HardFault_
000072fb T HardFault
0000732c r .L__unnamed_27
00007390 r .L__unnamed_25
000073f8 r .L__unnamed_26
00007408 r .L__unnamed_4
00007434 r .L__unnamed_5
0000745c r .L__unnamed_6
0000746c r .L__unnamed_7
00007476 r .L__unnamed_33
00007484 r .L__unnamed_20
000074b0 r .L__unnamed_19
000074cc r .L__unnamed_18
000074dc r .L__unnamed_17
000074f8 r .L__unnamed_16
00007518 r .L__unnamed_15
00007528 r .L__unnamed_14
00007580 r .L__unnamed_13
00007594 r .L__unnamed_12
000075bc r .L__unnamed_11
000075d0 r .L__unnamed_10
000075dc r .L__unnamed_8
000075f0 r .L__unnamed_9
00007608 r .L__unnamed_2
00007624 r .L__unnamed_3
00007634 r .L__unnamed_21
00007643 r .L__unnamed_23
0000764c r .L__unnamed_1
00007660 r str.5
00007680 r .L__unnamed_24
000076bc r .L__unnamed_28
000076d0 r str.6
000076ec r .L__unnamed_29
00007704 r .L__unnamed_30
00007714 r .L__unnamed_31
00007724 r .L__unnamed_32
0000773c r .Lanon.cc5561b1d626a1150ccf5f39a381163b.10
0000773f r .Lanon.cc5561b1d626a1150ccf5f39a381163b.11
00007748 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.12
00007758 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.13
00007760 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.14
00007770 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.15
00007778 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.16
00007788 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.19
0000778e r .Lanon.cc5561b1d626a1150ccf5f39a381163b.18
00007791 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.20
00007798 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.21
000077d8 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.23
000077de r .Lanon.cc5561b1d626a1150ccf5f39a381163b.25
000077e4 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.28
000077eb r .Lanon.cc5561b1d626a1150ccf5f39a381163b.30
000077f0 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.31
000077fc r .Lanon.cc5561b1d626a1150ccf5f39a381163b.32
0000780c r .Lanon.cc5561b1d626a1150ccf5f39a381163b.33
00007814 r .Lanon.cc5561b1d626a1150ccf5f39a381163b.34
00007824 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.26
00007834 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.28
000078b0 r .Lswitch.table._ZN6gregor10time_zones15days_since_unix17h4df5e1c29f0009f3E.20
000078e0 r .Lswitch.table._ZN6gregor10time_zones15days_since_unix17h4df5e1c29f0009f3E
00007910 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.14
00007922 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.15
00007938 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.16
00007948 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.19
00007958 r .Lanon.b71793f3c53a6c8b6367b27e1103557a.20
00007968 r .Lanon.9dc7d6b7e8091a431c70bb0d6a7d3015.3
00007978 r .Lanon.9dc7d6b7e8091a431c70bb0d6a7d3015.0
00007990 r .Lanon.e4d8283a4c401b2bb633cc7f0c2bcd43.6
0000799f r .Lanon.e4d8283a4c401b2bb633cc7f0c2bcd43.5
000079ae r .Lanon.e4d8283a4c401b2bb633cc7f0c2bcd43.4
000079c6 r .Lanon.e4d8283a4c401b2bb633cc7f0c2bcd43.2
000079d0 r .Lanon.3e318bcf9d06ec33b81a5bc53f47cced.7
000079e0 r str.0
00007a34 r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.3
00007a44 r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.98
00007a52 r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.96
00007a66 r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.95
00007a78 r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.94
00007a8b r .Lanon.8ca8c0fc39ce74ddfe473034363549e9.93
00007a97 r .Lanon.31be50f08f0b343a831ba5b1f6106314.15
00007aa2 r .Lanon.31be50f08f0b343a831ba5b1f6106314.14
00007ab7 r .Lanon.31be50f08f0b343a831ba5b1f6106314.13
00007ac3 r .Lanon.31be50f08f0b343a831ba5b1f6106314.12
00007ad2 r .Lanon.31be50f08f0b343a831ba5b1f6106314.11
00007ae0 r .Lanon.31be50f08f0b343a831ba5b1f6106314.10
00007af0 r .Lanon.31be50f08f0b343a831ba5b1f6106314.8
00007af8 R error: cortex-m-rt appears more than once in the dependency graph
00007af8 r .Lanon.78bae9fd51ed39989160faf1d318529f.148
00007b08 r .Lanon.78bae9fd51ed39989160faf1d318529f.139
00007b52 r .Lanon.78bae9fd51ed39989160faf1d318529f.240
00007c1c r .Lanon.78bae9fd51ed39989160faf1d318529f.176
00007c2c r .Lanon.78bae9fd51ed39989160faf1d318529f.177
00007c7c r .Lanon.78bae9fd51ed39989160faf1d318529f.180
00007c8c r .Lanon.78bae9fd51ed39989160faf1d318529f.181
00007cc0 r .Lanon.78bae9fd51ed39989160faf1d318529f.237
00007cc2 r .Lanon.78bae9fd51ed39989160faf1d318529f.221
00007cc8 r .Lanon.78bae9fd51ed39989160faf1d318529f.224
00007ce0 r .Lanon.78bae9fd51ed39989160faf1d318529f.225
00007cf0 r .Lanon.78bae9fd51ed39989160faf1d318529f.229
00007d10 r .Lanon.78bae9fd51ed39989160faf1d318529f.230
00007d20 r .Lanon.78bae9fd51ed39989160faf1d318529f.166
00007d38 r .Lanon.78bae9fd51ed39989160faf1d318529f.234
00007d60 r .Lanon.78bae9fd51ed39989160faf1d318529f.235
00007dc0 r .Lanon.78bae9fd51ed39989160faf1d318529f.125
00007dd0 r .Lanon.78bae9fd51ed39989160faf1d318529f.265
00007de0 r .Lanon.78bae9fd51ed39989160faf1d318529f.264
00007df0 r str.h
00007e08 r .Lanon.78bae9fd51ed39989160faf1d318529f.293
00007e58 r .Lanon.78bae9fd51ed39989160faf1d318529f.294
00007f87 r .Lanon.78bae9fd51ed39989160faf1d318529f.295
000080c3 r .Lanon.78bae9fd51ed39989160faf1d318529f.296
00008105 r .Lanon.78bae9fd51ed39989160faf1d318529f.297
000081a3 r .Lanon.78bae9fd51ed39989160faf1d318529f.298
00008320 r .Lanon.78bae9fd51ed39989160faf1d318529f.320
00008918 r .Lanon.78bae9fd51ed39989160faf1d318529f.287
00008928 r .Lanon.78bae9fd51ed39989160faf1d318529f.288
00008938 r .Lanon.78bae9fd51ed39989160faf1d318529f.289
00008948 r .Lanon.78bae9fd51ed39989160faf1d318529f.290
00008958 r .Lanon.78bae9fd51ed39989160faf1d318529f.291
00008970 r str.j
00008990 r .Lanon.78bae9fd51ed39989160faf1d318529f.317
00008be0 r .Lanon.78bae9fd51ed39989160faf1d318529f.318
00008de0 r .Lanon.78bae9fd51ed39989160faf1d318529f.319
00008ffc r .Lanon.78bae9fd51ed39989160faf1d318529f.140
00009008 r .Lanon.78bae9fd51ed39989160faf1d318529f.143
00009018 r .Lanon.78bae9fd51ed39989160faf1d318529f.145
00009035 r .Lanon.78bae9fd51ed39989160faf1d318529f.244
00009037 r .Lanon.78bae9fd51ed39989160faf1d318529f.243
00009038 r .Lanon.78bae9fd51ed39989160faf1d318529f.241
00009050 r .Lanon.78bae9fd51ed39989160faf1d318529f.247
00009068 r .Lanon.78bae9fd51ed39989160faf1d318529f.245
00009069 r .Lanon.78bae9fd51ed39989160faf1d318529f.169
0000906b r .Lanon.78bae9fd51ed39989160faf1d318529f.246
0000906c r .Lanon.78bae9fd51ed39989160faf1d318529f.263
00009084 r .Lanon.78bae9fd51ed39989160faf1d318529f.249
00009086 r .Lanon.78bae9fd51ed39989160faf1d318529f.248
00009088 r .Lanon.78bae9fd51ed39989160faf1d318529f.250
00009089 r .Lanon.78bae9fd51ed39989160faf1d318529f.251
0000908c A __sidata
20000000 d .L_MergedGlobals
20000000 D __sdata
20000000 d alarm_clock::__rtfm_internal_8
20000004 d alarm_clock::__rtfm_internal_5
20000010 D __edata
20000010 B __sbss
20000010 b alarm_clock::__rtfm_internal_6
200000f8 b alarm_clock::__rtfm_internal_10
200001f8 B CORE_PERIPHERALS
200001f9 b .L_MergedGlobals.484
200001f9 b alarm_clock::__rtfm_internal_11
200001fa b alarm_clock::__rtfm_internal_12
200001fb B DEVICE_PERIPHERALS
200001fc b alarm_clock::__rtfm_internal_7
200001fe b alarm_clock::__rtfm_internal_9
20000200 B __ebss
20000200 B __sheap
20010000 A _stack_start
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment