Skip to content

Instantly share code, notes, and snippets.

@junjie1475
Last active October 13, 2023 23:42
Show Gist options
  • Select an option

  • Save junjie1475/897e2733a345d5a0bcff56e95c94c4bf to your computer and use it in GitHub Desktop.

Select an option

Save junjie1475/897e2733a345d5a0bcff56e95c94c4bf to your computer and use it in GitHub Desktop.
A17 pro Performance counter key
0000000000000000 NONE
0000000000000001 RETIRE_UOP
0000000000000002 CORE_ACTIVE_CYCLE
0000000000000084 FLUSH_RESTART_OTHER_NONSPEC
000000000000008c INST_ALL
000000000000008d INST_BRANCH
000000000000008e INST_BRANCH_CALL
000000000000008f INST_BRANCH_RET
0000000000000090 INST_BRANCH_TAKEN
0000000000000093 INST_BRANCH_INDIR
0000000000000094 INST_BRANCH_COND
0000000000000095 INST_INT_LD
0000000000000096 INST_INT_ST
0000000000000097 INST_INT_ALU
0000000000000098 INST_SIMD_LD
0000000000000099 INST_SIMD_ST
000000000000009a INST_SIMD_ALU
000000000000009b INST_LDST
000000000000009c INST_BARRIER
00000000000000bf L1D_CACHE_MISS_LD_NONSPEC
00000000000000c0 L1D_CACHE_MISS_ST_NONSPEC
00000000000000c1 L1D_TLB_MISS_NONSPEC
00000000000000c4 ST_MEMORY_ORDER_VIOLATION_NONSPEC
00000000000000c5 BRANCH_COND_MISPRED_NONSPEC
00000000000000c6 BRANCH_INDIR_MISPRED_NONSPEC
00000000000000c8 BRANCH_RET_INDIR_MISPRED_NONSPEC
00000000000000ca BRANCH_CALL_INDIR_MISPRED_NONSPEC
00000000000000cb BRANCH_MISPRED_NONSPEC
00000000000001d4 L1I_TLB_MISS_DEMAND
00000000000001d6 MAP_DISPATCH_BUBBLE
00000000000001db L1I_CACHE_MISS_DEMAND
00000000000001de FETCH_RESTART
0000000000000269 MAP_UOP
000000000000026c INTERRUPT_PENDING
0000000000000270 MAP_STALL_DISPATCH
0000000000000275 MAP_REWIND
0000000000000276 MAP_STALL
000000000000027c MAP_INT_UOP
000000000000027d MAP_LDST_UOP
000000000000027e MAP_SIMD_UOP
0000000000000404 L1I_TLB_FILL
0000000000000405 L1D_TLB_FILL
0000000000000407 MMU_TABLE_WALK_INSTRUCTION
0000000000000408 MMU_TABLE_WALK_DATA
000000000000040a L2_TLB_MISS_INSTRUCTION
000000000000040b L2_TLB_MISS_DATA
000000000000040d MMU_VIRTUAL_MEMORY_FAULT_NONSPEC
00000000000005a0 L1D_TLB_ACCESS
00000000000005a1 L1D_TLB_MISS
00000000000005a2 L1D_CACHE_MISS_ST
00000000000005a3 L1D_CACHE_MISS_LD
00000000000005a6 LD_UNIT_UOP
00000000000005a7 ST_UNIT_UOP
00000000000005a8 L1D_CACHE_WRITEBACK
00000000000005b1 LDST_X64_UOP
00000000000005b2 LDST_XPG_UOP
00000000000005b3 ATOMIC_OR_EXCLUSIVE_SUCC
00000000000005b4 ATOMIC_OR_EXCLUSIVE_FAIL
00000000000005e5 ST_NT_UOP
00000000000005e6 LD_NT_UOP
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment