Created
March 9, 2026 00:00
-
-
Save kittywitch/12c4433b7ffd1e05c7f590e081d0e13a to your computer and use it in GitHub Desktop.
Goes in config/coreboot/default/patches for lbmk
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| From aa6c1b5816b60e0a6f713e14958ba93d332060b7 Mon Sep 17 00:00:00 2001 | |
| From: Kat Inskip <kat@inskip.me> | |
| Date: Fri, 6 Mar 2026 04:13:42 -0800 | |
| Subject: [PATCH] mb/lenovo/x270: Provide support for SATA controller | |
| --- | |
| .../sklkbl_thinkpad/variants/x270/overridetree.cb | 14 ++++++++++++-- | |
| 1 file changed, 12 insertions(+), 2 deletions(-) | |
| diff --git a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb | |
| index 3191cdfac5..474f79ac26 100644 | |
| --- a/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb | |
| +++ b/src/mainboard/lenovo/sklkbl_thinkpad/variants/x270/overridetree.cb | |
| @@ -34,7 +34,7 @@ chip soc/intel/skylake | |
| # PCIE 5 - RP5 - NVMe - CLKOUT4 - CLKREQ4 | |
| # PCIe Controller 3 - 4x1 | |
| # PCIE 7 - RP8 - WWAN - CLKOUT5 - CLKREQ5 | |
| - # PCIE 8 - Optane | |
| + # PCIE 8 - SATA 1A (HDD) & Optane | |
| # Media / SD - x2 | |
| device ref pcie_rp1 on | |
| @@ -65,7 +65,7 @@ chip soc/intel/skylake | |
| register "EnableLanK1Off" = "true" | |
| end | |
| - # M.2 2280 SSD - x4 (RP9) | |
| + # M.2 2280 SSD - x4 (RP5) shares CLKREQ4 via switch with SATA 1A | |
| device ref pcie_rp5 on | |
| register "PcieRpClkReqSupport[4]" = "true" | |
| register "PcieRpClkReqNumber[4]" = "4" | |
| @@ -85,5 +85,15 @@ chip soc/intel/skylake | |
| register "PcieRpLtrEnable[7]" = "true" | |
| smbios_slot_desc "SlotTypeM2Socket1_DP" "SlotLengthOther" "M.2/A 2230" "SlotDataBusWidth1X" | |
| end | |
| + | |
| + # SATA 1A (HDD) shares CLKREQ4 via switch with M.2 SSD | |
| + device ref pcie_rp9 on | |
| + register "PcieRpClkReqSupport[8]" = "true" | |
| + register "PcieRpClkReqNumber[8]" = "4" | |
| + register "PcieRpClkSrcNumber[8]" = "4" | |
| + register "PcieRpAdvancedErrorReporting[8]" = "true" | |
| + register "PcieRpLtrEnable[8]" = "true" | |
| + register "PcieRpHotPlug[8]" = "false" | |
| + end | |
| end | |
| end | |
| -- | |
| 2.53.0 | |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment